

PCT

WORLD INTELLECTUAL PROPERTY ORGANIZATION
International Bureau



INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification: H01L 21/311	A1	(11) International Publication Number: WO 96/16437 (43) International Publication Date: 30 May 1996 (30.05.96)
(21) International Application Number: PCT/US95/14703 (22) International Filing Date: 8 November 1995 (08.11.95) (30) Priority Data: 08/342,174 18 November 1994 (18.11.94) US (71) Applicant: ADVANCED MICRO DEVICES, INC. [US/US]; Mail Stop 68, One AMD Place, Sunnyvale, CA 94088-3453 (US). (72) Inventor: CHEN, Maria; 3427 San Saba Drive, San Jose, CA 95148 (US). (74) Agent: RODDY, Richard, J.; Advanced Micro Devices, Inc., One AMD Place, Mail Stop 68, Sunnyvale, CA 94088-3453 (US).	(83) Designated States: JP, KR, European patent (AT, BE, CH, DE, DK, ES, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE). Published <i>With International search report.</i> <i>Before the expiration of the time limit for amending the claims and to be republished in the event of the receipt of amendments.</i>	
(54) Title: SILICON NITRIDE ETCH PROCESS WITH CRITICAL DIMENSION GAIN		
(57) Abstract A method for plasma etching of silicon nitride using a mixture of trifluoromethane and oxygen in a ratio of approximately 8 to 1 to selectively etch silicon nitride in preference to silicon dioxide and photoresist, resulting in critical dimension gain.		

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AT	Austria	GB	United Kingdom	MR	Mauritania
AU	Australia	GE	Georgia	MW	Malawi
BB	Barbados	GN	Guinea	NE	Niger
BE	Belgium	GR	Greece	NL	Netherlands
BF	Burkina Faso	HU	Hungary	NO	Norway
BG	Bulgaria	IE	Ireland	NZ	New Zealand
BJ	Benin	IT	Italy	PL	Poland
BR	Brazil	JP	Japan	PT	Portugal
BY	Belarus	KE	Kenya	RO	Romania
CA	Canada	KG	Kyrgyzstan	RU	Russian Federation
CF	Central African Republic	KP	Democratic People's Republic of Korea	SD	Sudan
CG	Congo	KR	Republic of Korea	SE	Sweden
CH	Switzerland	KZ	Kazakhstan	SI	Slovenia
CI	Cote d'Ivoire	LI	Liechtenstein	SK	Slovakia
CM	Cameroon	LK	Sri Lanka	SN	Senegal
CN	China	LU	Luxembourg	TD	Chad
CS	Czechoslovakia	LV	Latvia	TG	Togo
CZ	Czech Republic	MC	Monaco	TJ	Tajikistan
DE	Germany	MD	Republic of Moldova	TT	Trinidad and Tobago
DK	Denmark	MG	Madagascar	UA	Ukraine
ES	Spain	ML	Mali	US	United States of America
FI	Finland	MN	Mongolia	UZ	Uzbekistan
FR	France			VN	Viet Nam
GA	Gabon				

WO 96/16437

PCT/US95/14703

-1-

Specification

1
2 SILICON NITRIDE ETCH PROCESS WITH CRITICAL DIMENSION GAIN

3
4 BACKGROUND OF THE INVENTION

5 Field of the Invention

6 This invention relates generally to a method for
7 etching silicon nitride on a semiconductor wafer, and more
8 particularly to a method for etching silicon nitride which
9 permits critical dimension gain by preferential plasma
10 etching of silicon nitride over silicon dioxide and
11 photoresist with a mixture of CHF_3 and O_2 .

12
13 Brief Description of the Prior Art

14 Semiconductor processing often involves patterning a
15 relatively thick layer of silicon nitride coating a
16 relatively thin layer of silicon dioxide supported upon a
17 silicon wafer substrate. The nitride layer is covered with
18 a photoresistant material, and this masking layer is
19 patterned with apertures in accordance with the desired
20 silicon nitride pattern. Such a process is described in
21 U.S. Patent Number 4,484,979 (Stocker), which discloses a
22 two-step method for patterning silicon nitride in a
23 multifaceted etching chamber without penetrating through
24 the underlying silicon dioxide layer. In the first step,
25 relatively fast etching is accomplished through reactive

PCT/US95/14703

WO 96/16437

-2-

1 ion etching (RIE) using trifluoromethane (CHF_3) and oxygen
2 (O_2) in ratios of 1:1 to 5.7:1. In a second etching step,
3 silicon nitride is more selectively etched with respect to
4 silicon dioxide and photoresist, using a mixture of oxygen
5 to CHF_3 , which is at least 9:1. Stocker accomplishes high
6 selectivity of nitride to oxide etching in this second etch
7 step, and thereby minimizes widening of apertures in the
8 nitride layer (i.e. minimizes loss of linewidth control).
9 Barber et al., U.S. Patent Number 4,966,870, describe
10 selective reactive ion etching of silicon nitride over
11 borophosphosilicate glass and titanium disilicide using a
12 CHF_3/O_2 mixture. Baldi et al., U.S. Patent Number
13 4,897,365, teach a method for reducing bird beaks (oxide
14 wedges) formed during a planox process using selective
15 etching of silicon nitride over silicon oxide with reactive
16 ion etching using a CHF_3/CO_2 mixture. Silicon nitride
17 patterning with photoresist and reactive ion etching of
18 silicon nitride is well known to those skilled in the art,
19 and the disclosures of Stocker, Barber et al. and Baldi et
20 al. describe the such processes in substantial detail.

SUMMARY OF THE INVENTION

21
22 It is the primary object of the present invention to
23 provide an improved method for removal of silicon nitride
24 from a semiconductor substrate.
25

WO 96/16437

PCT/US95/14703

-3-

1 Another object to the present invention is to provide
2 an improved method for removal of silicon nitride in
3 preference to photoresist and silicon oxide in the
4 processing of a semiconductor substrate.

5 A further object to the present invention is to
6 provide a silicon nitride etch process which results in
7 critical dimension gain.

8 Briefly, the preferred embodiment of the present
9 invention is a method for plasma etching of silicon nitride
10 using a mixture of trifluoromethane and oxygen in a ratio
11 of approximately 8 to 1 to selectively etch silicon nitride
12 in preference to silicon dioxide and photoresist.

13

14

IN THE DRAWING

15 FIG. 1 illustrates a semiconductor substrate patterned
16 with photoresist prior to etching of silicon nitride;

17 FIG. 2 illustrates a semiconductor substrate after
18 etching in accordance with the process of the present
19 invention;

20 FIG. 3 shows the etch rates for silicon nitride,
21 silicon dioxide, and photoresist using the process of the
22 present invention;

23 FIG. 4 is a graph showing etch uniformity and
24 selectivity using the process of the present invention; and

WO 96/16437

PCT/U895/14703

-4-

1 FIG. 5 shows the critical dimension gain obtained with
2 the process of the present invention.

3
4 DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT

5 This invention provides a method for removal of
6 silicon nitride through plasma etching with a mixture of
7 CHF_3 and O_2 . The method selectively removes silicon nitride
8 in preference to photoresist and silicon dioxide and
9 provides critical dimension gain.

10 With reference to FIG. 1, a silicon semiconductor
11 substrate patterned with photoresist is shown. Silicon
12 substrate 10 supports a layer of silicon dioxide 12 which
13 is approximately 150 to 250 Angstroms thick. A silicon
14 nitride layer 14 of approximately 1800 to 2000 Angstroms is
15 situated on top of the silicon dioxide layer 12. On top of
16 the silicon nitride layer 14 is a layer of photoresist 16
17 having a thickness of 0.7 to 1.2 micrometers (700
18 nanometers to 1200 nanometers). The layers are not drawn
19 to scale in order to show the features of the invention
20 more clearly. The measurements discussed below involve
21 KTI I-line positive photoresist, but the critical dimension
22 gain is found with other resists as well.

23 The photoresist layer 16 has been patterned to leave
24 apertures that are not covered by photoresist and other
25 areas covered by photoresist. A typical aperture as

WO 96/16437

PCI/US95/14783

-5-

1 indicated by 18 is on the order of 0.8 to 1.0 micrometers.
2 The width of the photoresist line indicated by 22 is
3 typically on the order of 0.5 micrometers. As noted above,
4 it is particularly desirable to minimize widening of
5 apertures in the nitride layer 18 and thereby minimize loss
6 of control of the linewidth 22. The width 22 is known as
7 the developed inspection critical dimension (DICD),
8 indicating that it is the width of the line 22 after photo
9 mask development (i.e. after photoresist patterning). In
10 the preferred embodiment of the present invention, after
11 photoresist patterning the silicon nitride layer 14 and
12 photoresist layer 16 are subjected to plasma etching in a
13 single-step nitride etch process using a CHF_3 flow of 80
14 sccm (standard cubic centimeters per minute) and an O_2 flow
15 of 10 sccm. The gas pressure is approximately 40 millitorr
16 and the discharge is 700 watts with a magnetic field of 20
17 Gauss. The etching is preferably conducted in a single
18 wafer plasma etcher, where uniformity of etch conditions is
19 easier to achieve than in a multifaceted etching chamber
20 for etching multiple wafers.

21 Referring now to FIG. 2, the structure on the silicon
22 substrate 10 is shown after plasma etching in accordance
23 with the method of the present invention. Silicon nitride
24 has been removed in the areas where it is not masked by
25 photoresist 16. There has been some etching through the

WO 96/16437

PCT/US95/14703

-6-

1 nitride, leaving some silicon dioxide (50 to 170
2 Angstroms). FIG. 2 illustrates that the width of the
3 photoresist 22 is slightly less than the width of the
4 remaining silicon nitride 14. In particular, the method of
5 the present invention will result in a critical dimension
6 of the silicon nitride 24 which is wider than the critical
7 dimension 22 of the photoresist. In a photoresist line of
8 approximately 0.50 micrometers (500 nanometers), the width
9 of the underlying silicon nitride will be approximately
10 0.55 micrometers (550 nanometers), a critical dimension
11 gain of 50 nanometers. Although the precise mechanism is
12 not known, the chemistry and operating regime cause the
13 critical dimension gain.

14 When the photoresist 18 is removed in the next process
15 step, the present invention results in final inspection
16 critical dimension (FICD) gain ranges from 30 to 80
17 nanometers over the developed inspection critical dimension
18 (DICD). This is in contrast to prior art etch processes
19 which usually experience at least some critical dimension
20 loss. When there is a critical dimension loss from the
21 drawn line on a photoresist mask to the finished product, a
22 greater area of the silicon wafer is necessary to create a
23 particular device. Therefore, the critical dimension gain
24 achieved with the present invention permits higher
25 resolution and smaller device size.

WO 96/16437

PCT/US95/14703

-7-

1 We have found that plasma etching using a mixture of
2 CHF_3 to O_2 in the ratio of at least 6:1 up to 15:1 will
3 provide a satisfactory result with regard to silicon
4 nitride removal and critical dimension gain. Ratios in the
5 range of 6:1 to 10:1 are preferred. The pressure is
6 preferably less than 100 mTorr, and most preferably in the
7 range of 20 to 60 mTorr. The RF power density range is
8 preferably 0.6 to 1.1 W/cm². The optimal process
9 conditions are shown in Table 1:

10

Table 1:

11

 CHF_3 (SCCM) 80

12

 O_2 (SCCM) 10

13

Power (Watt) 700

14

Pressure (mTorr) 40

15

Magnetic Field (Gauss) 20

16

Endpoint/Time (sec) 27*

17

*depends on the actual endpoint, this is only an average

18

number for 1350 Å nitride thickness.

19

20

21 The results of the use of this process are a nitride etch
22 rate of approximately 2950 Angstroms per minute, good
23 uniformity of nitride, an oxide etch rate of approximately 1500
24 Angstroms per minute (selectivity of nitride to oxide is 2:1).
25 The resist etch rate is approximately 1230 Angstroms per
minute when measured on oxide. Therefore, the actual etch rate

PCT/US93/14703

WO 96/16437

-8-

1 for resist on nitride is much lower (on the order of 500
2 Angstroms/minute), and the total resist loss is not a concern
3 during the relatively short etching time (approximately 30
4 seconds). The final inspection critical dimension gain is on
5 the order of 0.06 to 0.16 micrometers from the developed
6 inspection critical dimension. The variation from dense area
7 to large isolated area on the substrate is minimal, with an
8 etch profile of 89° to 90° in the dense area and 82° to 86°
9 in the large isolated area (the angle is that of nitride
10 profile 26 (after photoresist stripping) to the horizontal).

11 Notably, the present invention is a one step process that
12 considerably simplifies the nitride etch over two step
13 processes. A one step process provides much easier handling.
14 Since the time for the etch is relatively short (around 30
15 seconds), even though the etch rate is lower in a one step
16 process than in the fast etch step of a two step process, there
17 is not much sacrifice in throughput because there is no need
18 to change reactants/conditions with a one step process.

19 FIG. 3 illustrates the results obtained with the single
20 etch process in a number of different tests. The graph shows
21 silicon nitride, silicon oxide and resist etch rates. FIG.
22 4 shows etch uniformity and selectivity of nitride/oxide and
23 nitride/photoresist. The nitride etch uniformity is shown in
24 percent and refers to variations across the processed wafer
25 substrate.

WO 96/16437

PCT/US95/14703

-9-

1 FIG. 5 shows the critical dimension gain with the process
2 of the present invention with 0.7 to 0.8 micron linewidths and
3 1.4 to 1.6 micron linewidth. As noted above, the method shows
4 critical dimension gain in the final inspection over the
5 developed inspection critical dimension.

6 Although the present invention has been described above
7 in terms of a specific embodiment, it is anticipated that
8 alterations and modifications thereof will no doubt become
9 apparent to those skilled in the art. It is therefore intended
10 that the following claims be interpreted as covering all such
11 alterations and modifications as fall within the true spirit
12 and scope of the invention.

13 What is claimed is:

WO 96/16437

PCT/US93/14703

-10-

CLAIMS

1 1. A method for etching a silicon nitride layer on a
2 silicon substrate, comprising the steps of:
3 (a) growing a layer of oxide on the substrate;
4 (b) depositing a layer of silicon nitride on the
5 oxide layer;
6 (c) creating a patterned photoresist layer on the
7 silicon nitride layer;
8 (d) plasma etching the patterned photoresist and
9 silicon nitride layers with a gas mixture comprising
10 trifluoromethane and oxygen in a ratio of at least 6:1, thereby
11 selectively removing the silicon nitride which is not covered
12 by photoresist.

1 2. The method of claim 1, further comprising the step
2 of removing the photoresist after the etching step is
3 completed.

1 3. The method of claim 2, further comprising the step
2 of growing a field oxide layer over areas of exposed oxide
3 after the photoresist removal step is completed.

1 4. The method of claim 1, wherein the pressure at which
2 the etching step is performed is less than 100 millitorr.

WO 96/16437

PCT/US95/14703

-11-

1 5. The method of claim 1, wherein the power density in
2 the etching step is in the range of 0.6 to 1.1 W/cm².

1 6. The method of claim 1, wherein the ratio of
2 trifluoromethane to oxygen is in the range of 6:1 to 10:1.

1 7. The method of claim 6, wherein the pressure at which
2 the etching step is performed is less than 100 millitorr.

3
4 8. The method of claim 6, wherein the power density in
5 the etching step is in the range of 0.6 to 1.1 W/cm².

1 9. The method of claim 6, further comprising the step
2 of removing the photoresist after the etching step is
3 completed.

1 10. The method of claim 9, further comprising the step
2 of growing a field oxide layer over areas of exposed oxide
3 after the photoresist removal step is completed.

1 11. The method of claim 10, wherein the pressure at which
2 the etching step is performed is less than 100 millitorr.

1 12. The method of claim 11, wherein the power density
2 in the etching step is in the range of 0.6 to 1.1 W/cm².

WO 96/16437

PCT/U895/14703

1/4




Fig.1





Fig.2

WO 96/16437

PCT/US95/14703


2/4



WO 96/16437

PCT/US95/14703

3/4



Received: 3/30/99 13:42;
03/30/1999 17:13 18006661233


18006661233 -> Kenyon & Kenyon; Page 18
FAXPAT

PAGE 18

WO 96/16437

PCT/US95/14703

4/4



INTERNATIONAL SEARCH REPORT

Int. Application No
PCT/US 95/14783

A. CLASSIFICATION OF SUBJECT MATTER

IPC 6 H01L21/311

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)
IPC 6 H01L

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	WO,A,84 04996 (SOBCZAK) 20 December 1984 see page 8, line 12 - page 9, line 1 ---	1-4
X	JOURNAL OF VACUUM SCIENCE AND TECHNOLOGY: PART B, vol. 10, no. 6, December 1992 NEW YORK US, pages 2393-2397, XP 060331694 WONG ET AL 'Fabrication of sub-20 nm trenches in silicon nitride using CHF3/O2 reactive ion etching and oblique metallization' see sections IV. and V. on pages 2394 to 2396 --- -/--	1,2,4

☒ Further documents are listed in the continuation of box C.

☒ Patent family members are listed in annex.

* Special categories of cited documents:

- *A* documents defining the general state of the art which is not considered to be of particular relevance
- *E* earlier document but published on or after the international filing date
- *L* document which may throw doubt on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- *O* document referring to an oral disclosure, use, exhibition or other means
- *P* document published prior to the international filing date but later than the priority date claimed

T later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

X document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

Y document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

A document member of the same patent family

Date of the actual completion of the international search

7 March 1996

Date of mailing of the international search report

21.03.96

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2
NL - 2280 HV Rijswijk
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,
Fax (+31-70) 340-3016

Authorized officer

Gori, P

INTERNATIONAL SEARCH REPORT

Int. Patent Application No.
PCT/US 95/14783

C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT		Relevant to claim No.
Category	Citation of document, with indication, where appropriate, of the relevant passages	
X	US,A,4 966 870 (BARBER ET AL) 30 October 1998 cited in the application	1,2,4,5
X	& EP,A,0 337 109 (BARBER ET AL) 18 October 1989 see page 4, line 14 - line 31 ---	1,2,4,5
A	JOURNAL OF VACUUM SCIENCE AND TECHNOLOGY: PART A, vol. 9, no. 3, June 1991 NEW YORK US, pages 775-778, XP 000359402 DULAK ET AL 'Etch mechanism in the reactive ion etching of silicon nitride' see figures 3,4 ---	1-12
A	IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, vol. 6, no. 3, August 1993 NEW YORK US, pages 290-292, XP 000399832 RILEY ET AL 'Reactor characterization for a process to etch Si3N4 formed on thin SiO2' see figure 7 ---	1-12
A	US,A,4 897 365 (BALDI ET AL) 30 January 1998 cited in the application	3,10
A	& GB,A,2 165 992 (BALDI ET AL) 23 April 1986 see abstract ---	3,10
A	US,A,4 484 979 (STOCKER) 27 November 1984 see abstract ---	1-12
A	PATENT ABSTRACTS OF JAPAN vol. 17 no. 140 (E-1336) ,22 March 1993 & JP,A,04 309221 (TSUKAMOTO) 30 October 1992, see abstract -----	1-12

